English
Language : 

SH7040 Datasheet, PDF (311/923 Pages) Renesas Technology Corp – Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
Section 12 Multifunction Timer Pulse Unit (MTU)
12.1 Overview
The SuperH microprocessor has an on-chip 16-bit multifunction timer pulse unit (MTU) with five
channels of 16-bit timers.
12.1.1 Features
• Can process a maximum of sixteen different pulse outputs and inputs.
• Has sixteen timer general registers (TGR): four each for channels 0, 3, and 4, and two each for
channels 1 and 2 that can be set to function independently as output compare or input capture.
The channel 0, 3, and 4 TGRC and TGRD registers can be used as buffer registers.
• Can select eight counter input clock sources for all channels
• All channels can be set for the following operating modes:
 Compare match waveform output: 0 output/1 output/toggle output selectable.
 Input capture function: Selectable rising edge, falling edge, or both rising and falling edge
detection.
 Counter clearing function: Counters can be cleared by a compare-match or input capture.
 Synchronizing mode: Two or more timer counters (TCNT) can be written to
simultaneously. Two or more timer counters can be simultaneously cleared by a compare-
match or input capture. Counter synchronization functions enable synchronized register
input/output.
 PWM mode: PWM output can be provided with any duty cycle. When combined with the
counter synchronizing function, enables up to twelve-phase PWM output. (With channels
0–2 set to PWM mode 2, channels 3–4, and channels 0–4 synchronized with TGR3A of
channel 3 as the sync register (channels 0–4 phase output: 4, 2, 2, 2, 2).)
• Channels 0, 3, and 4 can be set for buffer operation
 Input capture register double buffer configuration possible
 Output compare register automatic re-write possible
• Channels 1 and 2 can be independently set to the phase counting mode
 Two-phase encoder pulse up/down count possible
• Cascade connection operation
 Can be operated as a 32-bit counter by using the channel 2 input clock for channel 1
overflow/underflow
• Channels 3 and 4 can be set in the following modes:
 Reset-synchronized PWM mode: By combining channels 3 and 4, a sawtooth wave
comparator type six-phase PWM waveform can be output.
273