82801CA Datasheet, PDF (74/521 Pages) Intel Corporation – I/O Controller Hub 3-S (ICH3-S)

Functional Description
5.2.3
5.2.3.1
LAN Controller PCI Bus Interface
As a Fast Ethernet Controller, the role of the ICH3 integrated LAN Controller is to access
transmitted data or deposit received data. The LAN Controller, as a bus master device, will initiate
memory cycles via the PCI bus to fetch or deposit the required data.
In order to perform these actions, the LAN Controller is controlled and examined by the processor
via its control and status structures and registers. Some of these control and status structures reside
in the LAN Controller and some reside in system memory. For access to the LAN Controller’s
Control/Status Registers (CSR), the LAN Controller acts as a slave (in other words, a target
device). The LAN Controller serves as a slave also while the processor accesses the EEPROM.
Bus Slave Operation
The ICH3 integrated LAN Controller serves as a target device in one of the following cases:
• Processor accesses to the LAN Controller System Control Block (SCB) Control/Status
Registers (CSR)
• Processor accesses to the EEPROM through its CSR
• Processor accesses to the LAN Controller PORT address via the CSR
• Processor accesses to the MDI control register in the CSR
The size of the CSR memory space is 4 KB in the memory space and 64 bytes in the I/O space. The
LAN Controller treats accesses to these memory spaces differently.
Control/Status Register (CSR) Accesses
The integrated LAN Controller supports zero wait-state single cycle memory or I/O mapped
accesses to its CSR space. Separate BARs request 4 KB of memory space and 64 bytes of I/O space
to accomplish this. Based on its needs, the software driver will use either memory or I/O mapping
to access these registers. The LAN Controller provides 4 valid KB of CSR space, which include the
following elements:
• System Control Block (SCB) registers
• PORT register
• EEPROM control register
• MDI control register
• Flow control registers
In the case of accessing the CSRs, the processor is the initiator and the LAN Controller is the
target.
Read Accesses: The processor, as the initiator, drives address lines AD[31:0], the command and
byte enable lines C/BE#[3:0] and the control lines IRDY# and FRAME#. As a slave, the LAN
Controller controls the TRDY# signal and provides valid data on each data access. The LAN
Controller allows the processor to issue only one read cycle when it accesses the CSRs, generating
a disconnect by asserting the STOP# signal. The processor can insert wait-states by deasserting
IRDY# when it is not ready.
Write Accesses: The processor, as the initiator, drives the address lines AD[31:0], the command
and byte enable lines C/BE#[3:0] and the control lines IRDY# and FRAME#. It also provides the
LAN Controller with valid data on each data access immediately after asserting IRDY#. The LAN
74
Intel^® 82801CA ICH3-S Datasheet