82801CA Datasheet, PDF (360/521 Pages) Intel Corporation – I/O Controller Hub 3-S (ICH3-S)

LPC I/F Bridge Registers (D31:F0)
9.10.1 GPIO Register I/O Address Map
Table 9-13. Registers to Control GPIO
Offset
Mnemonic
Register Name
General Registers
00–03h
04–07h
08–0Bh
0C–0Fh
10–13h
GPIO_USE_SEL GPIO Use Select
GP_IO_SEL GPIO Input/Output Select
—
Reserved
GP_LVL
GPIO Level for Input or Output
—
Reserved
Output Control Registers
14–17h
18–1Bh
1C–1Fh
GPO_TTL
GPO_BLINK
GPIO TTL Select
GPIO Blink Enable
Reserved
Input Control Registers
20–2Bh
2C–2Fh
30–33h
34–37h
38–3Bh
—
Reserved
GPI_INV
GPIO Signal Invert
GPIO_USE_SEL2 GPIO Use Select
GP_IO_SEL2 GPIO Input/Output Select 2
GP_LVL2
GPIO Level for Input or Output 2
Default
Type
1A003180h
R/W
0000 FFFFh
R/W
00h
RO
1F1F 0000h
R/W
00h
RO
06630000h
RO
00000000h
R/W
0
RO
00000000h
RO
00000000h
R/W
00000000h
R/W
00000000h
R/W
00000FFFh
R/W
9.10.2
GPIO_USE_SEL—GPIO Use Select Register
Offset Address:
Default Value:
Lockable:
GPIOBASE + 00h
1A003180h
Yes
Attribute:
Size:
Power Well:
R/W
32-bit
Resume
Bit
Description
21,11,
5:0
GPIO_USE_SEL—R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be
used as a GPIO, rather than for the native function.
0 = Signal used as native function.
1 = Signal used as a GPIO.
NOTE: Bits 31:29, 26, 15:14, and 10:9 are not implemented because there is no corresponding
GPIO.
NOTE: Bits 28:27, 25:22, 20:18, 13:12, and 8:6 are not implemented because the corresponding
GPIOs are not mutiplexed.
NOTE: Bits 16:17 are not implemented because the GPIO selection is controlled by bits 0:1. The
REQ/GNT# pairs are enabled/disabled together. For example, if bit 0 is set to 1 then the
REQ/GNT[A]# pair will function as GPIO[0] and GPIO[16].
360
Intel^® 82801CA ICH3-S Datasheet