82801CA Datasheet, PDF (468/521 Pages) Intel Corporation – I/O Controller Hub 3-S (ICH3-S)

Electrical Characteristics
Table 16-10. Ultra ATA Timing (Mode 0, Mode 1, Mode 2) (Continued)
Sym
Parameter¹
Mode 0
(ns)
Min Max
Mode 1
(ns)
Min Max
Mode 2
(ns)
Min Max
Measuring
Location
t98a
Maximum time before releasing
IORDY (Tiordyz)
20
20
20
Device
Connector
t98b
Minimum time before driving
IORDY² (Tziordy)
0
0
0
Device
Connector
Time from STROBE edge to
t99
negation of DMARQ or assertion
of STOP (when sender terminates
50
50
50
Sender
Connector
a burst) (Tss)
Recipient IC data setup time (from
t83b data valid until STROBE edge)²
14.7
9.7
6.8
ICH3 ball
(Tdsic)
Recipient IC data hold time (from
t84b STROBE edge until data may
4.8
4.8
4.8
ICH3 ball
become invalid)² (Tdhic)
Sender IC data valid setup time
t85b (from data valid until STROBE
72.9
50.9
33.9
edge) ² (Tdvsic)
ICH3 ball
Sender IC data valid hold time
t86b (from STROBE edge until data
9
9
9
ICH3 ball
may become invalid) ² (Tdvhic)
Figure
NOTES:
1. The specification symbols in parentheses correspond to the AT Attachment - 6 with Packet Interface
(ATA/ATAPI - 6) specification name.
2. See the AT Attachment - 6 with Packet Interface (ATA/ATAPI - 6) specification for further details on measuring
these timing parameters.
468
Intel^® 82801CA ICH3-S Datasheet