English
Language : 

82801CA Datasheet, PDF (516/521 Pages) Intel Corporation – I/O Controller Hub 3-S (ICH3-S)
Register Bit Index
Counter 0 Select ..................................................306
Counter 1 Select ..................................................306
Counter 2 Select ..................................................306
Counter Latch Command .................................... 306
Counter Mode Selection...................................... 305
Counter OUT Pin State........................................ 307
Counter Port ........................................................ 307
Counter Select ..................................................... 305
Counter Selection ................................................ 306
CPU Power Failure (CPUPWR_FLR) ................ 331
CPU SLP# Enable (CPUSLP_EN)...................... 331
CU Not Active (CNA)......................................... 246
Current Connect Status........................................ 397
Current Equals Last Valid (CELV) .............424, 440
Current Index Value .................................... 423, 439
CX Mask.............................................................. 247
D
D1 Support .......................................................... 242
D2 Support .......................................................... 242
D29_F0_Disable.................................................. 297
D29_F1_Disable.................................................. 297
D29_F2_Disable.................................................. 297
D31_F1_Disable.................................................. 297
D31_F3_Disable.................................................. 297
D31_F5_Disable.................................................. 297
D31_F6_Disable.................................................. 297
Data ..................................................................... 251
Data Message Byte 0 (DATA_MSG0) ............... 409
Data Message Byte 1 (DATA_MSG1) ............... 409
Data Mode (DM) ................................................. 325
Data Parity Error Detected .................................. 367
Data Parity Error Detected (DPED) ... 237, 278, 383,
400, 415, 433
Data Scale............................................................ 243
Data Select........................................................... 243
DATA0/COUNT ................................................. 407
DATA1................................................................ 407
DATA_HIGH_BYTE ......................................... 411
DATA_LOW_BYTE .......................................... 411
Date Alarm .......................................................... 326
Daylight Savings Enable (DSE) .......................... 325
Deep Power-Down on Link Down Enable..........254
Delayed Transaction Enable (DTE) .................... 287
Delivery Mode..................................................... 321
Delivery Status .................................................... 320
Delivery Type (DT)............................................. 319
Destination........................................................... 320
Destination Mode ................................................ 321
Detected Parity Error (DPE)237, 262, 266, 278, 367,
400, 415, 433
DEV7:4_TRAP_EN ............................................ 348
DEV7:4_TRAP_STS........................................... 348
Device Identification Value 236, 260, 276, 366, 382,
399, 414, 432
Device Monitor Status (DEVMON_STS)........... 347
Device Specific Initialization (DSI) .................... 242
DEVICE_ADDRESS .......................................... 411
DEVSEL# Timing Status (DEV_STS) ......237, 262,
266, 278, 367, 383, 400, 415, 433
DEV_ERR ...........................................................405
Diagnose Result...................................................250
Division Chain Select (DV2:0) ...........................324
DMA Channel Group Enable ..............................301
DMA Channel Select...........................................302
DMA Collection Buffer Enable (DCB_EN) .......287
DMA Controller Halted (DCH)...................424, 440
DMA Group Arbitration Priority.........................301
DMA Low Page (ISA Address Bits 23:16).........300
DMA Transfer Mode...........................................302
DMA Transfer Type ............................................302
Drive 0 DMA Capable.........................................379
Drive 0 DMA Timing Enable (DTE0) ................373
Drive 0 Fast Timing Bank (TIME0)....................373
Drive 0 IORDY Sample Point Enable (IE0) .......373
Drive 0 Prefetch/Posting Enable (PPE0).............373
Drive 1 DMA Capable.........................................379
Drive 1 DMA Timing Enable (DTE1) ................372
Drive 1 Fast Timing Bank (TIME1)....................372
Drive 1 IORDY Sample Point Enable (IE1) .......372
Drive 1 Prefetch/Posting Enable (PPE1).............372
Drive 1 Timing Register Enable (SITRE) ...........372
Duplex Mode .......................................................255
Dynamic Data......................................................243
E
Early Receive Count............................................252
Early Receive (ER)..............................................246
Edge/Level Bank Select (LTIM) .........................309
EEPROM Chip Select (EECS)............................250
EEPROM Serial Clock (EESK) ..........................250
EEPROM Serial Data In (EEDI).........................250
EEPROM Serial Data Out (EEDO).....................250
Enable Special Mask Mode (ESMM)..................313
Enables I/O (x) Extension Enable (XAPIC_EN) 287
Enables Processor BIST (CPU_BIST_EN).........288
End of SMI (EOS) ...............................................346
Enter Global Suspend Mode (EGSM).................390
ER Mask ..............................................................247
Error..................................................................... 379
F
FAILED ............................................................... 405
Fast Back to Back Enable....................................269
Fast Back to Back Enable (FBE) 236, 261, 277, 366,
382, 400, 414, 432
Fast Back to Back (FB2B)..237, 262, 266, 278, 367,
383, 400, 415, 433
Fast Primary Drive 0 Base Clock
(FAST_PCB0) .....................................376
Fast Primary Drive 1 Base Clock
(FAST_PCB1) .....................................376
Fast Secondary Drive 0 Base Clock
(FAST_SCB0) .....................................376
Fast Secondary Drive 1 Base Clock
(FAST_SCB1) .....................................376
FC Full.................................................................253
Intel® 82801CA ICH3-S Datasheet
516