SH7751 Datasheet, PDF (510/1224 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer

13. Bus State Controller (BSC)
Read-Strobe Negate Timing (Setting Only Possible in the SH7751R): When the SRAM
interface is used, timing for the negation of the strobe during read operations can be specified by
the setting of the A1RDH and A4RDH bits of the WCR3 register. For information about this
setting, see the description of the WCR3 register. When a byte control SRAM setting is made,
AnRDH should be cleared to 0.
TS1 T1 Tw Tw Tw Tw T2 TH1 TH2
CKIO
A25–A0
CSn
RD/WR
*
RD
D31–D0
BS
TS1: Setup wait
WCR3.AnS
(0 to 1)
Tw: Access wait
WCR2.AnW
(0 to 15)
TH1, TH2: Hold wait
WCR3.AnH
(0 to 3)
Note: * When AnRDH is set to 1
Figure 13.12 SRAM Interface Read Strobe Negate Timing
(AnS = 1, AnW = 4, and AnH = 2)
Rev.4.00 Oct. 10, 2008 Page 412 of 1122
REJ09B0370-0400