SH7751 Datasheet, PDF (439/1224 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer

13. Bus State Controller (BSC)
13.1.5 Overview of Areas
Space Divisions: The architecture of this LSI provides a 32-bit virtual address space. The virtual
address space is divided into five areas according to the upper address value. External memory
space comprises a 29-bit address space, divided into eight areas.
The virtual address can be allocated to any external address by means of the memory management
unit (MMU). Details are given in section 3, Memory Management Unit (MMU). This section
describes the areas into which the external address is divided.
With this LSI, various kinds of memory or PC cards can be connected to the seven areas of
external address as shown in table 13.3, and chip select signals (CS0–CS6, CE2A, CE2B) are
output for each of these areas. CS0 is asserted when accessing area 0, and CS6 when accessing
area 6. When DRAM or synchronous DRAM is connected to area 2 or 3, signals such as RAS,
CAS, RD/WR, and DQM are also asserted. When the PCMCIA interface is selected for area 5 or
6, CE2A, CE2B is asserted in addition to CS5, CS6 for the byte to be accessed.
H'0000 0000
P0 and
U0 areas
256
P0 and
U0 areas
H'8000 0000
P1 area
H'A000 0000
P2 area
H'C000 0000
P3 area
H'E000 0000 _{Store queue area}
H'E400 0000
H'FFFF FFFF
P4 area
Physical address
space
(MMU off)
P1 area
P2 area
P3 area
Store queue area
P4 area
Virtual address
space
(MMU on)
Area 0 (CS0)
H'0000 0000
Area 1 (CS1)
H'0400 0000
Area 2 (CS2)
Area 3 (CS3)
H'0800 0000
H'0C00 0000
Area 4 (CS4)
H'1000 0000
Area 5 (CS5)
H'1400 0000
Area 6 (CS6)
H'1800 0000
Area 7 (reserved area) ^{H'1C00 0000}
H'1FFF FFFF
External memory
space
Notes: 1. When the MMU is off (MMUCR.AT = 0), the top 3 bits of the 32-bit address are ignored, and
memory is mapped onto a fixed 29-bit external address.
2. When the MMU is on (MMUCR.AT = 1), the P0, U0, P3, and store queue areas can be
mapped onto any external space using the TLB.
For details, see section 3, Memory Management Unit (MMU).
Figure 13.2 Correspondence between Virtual Address Space and External Memory Space
Rev.4.00 Oct. 10, 2008 Page 341 of 1122
REJ09B0370-0400