SH7050 Datasheet, PDF (567/841 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/

Section 18 ROM (128 kB Version)
18.5.2 Flash Memory Control Register 2 (FLMCR2)
FLMCR2 is an 8-bit register that monitors the presence or absence of flash memory program/erase
protection (error protection). FLMCR2 is initialized to H'00 by a reset, and in hardware standby
mode.
When on-chip flash memory is disabled, a read will return H'00.
Bit: 7
6
5
4
3
2
1
0
FLER
—
—
—
—
—
—
—
Initial value: 0
0
0
0
0
0
0
0
R/W: R
R
R
R
R
R
R
R
Bit 7—Flash Memory Error (FLER): Indicates that an error has occurred during an operation on
flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-
protection state.
Bit 7:
FLER
0
1
Description
Flash memory is operating normally.
Flash memory program/erase protection (error protection) is disabled.
[Clearing condition]
Reset or hardware standby mode
An error has occurred during flash memory programming/erasing.
Flash memory program/erase protection (error protection) is enabled.
[Setting condition]
See section 18.8.3, Error Protection.
(Initial value)
Bits 6 to 0—Reserved: These bits are always read as 0.
Rev. 5.00 Jan 06, 2006 page 547 of 818
REJ09B0273-0500