SH7050 Datasheet, PDF (51/841 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/

Section 2 CPU
Addressing
Mode
Instruction
Format
Effective Addresses Calculation
Equation
Indirect indexed @(R0,
GBR addressing GBR)
The effective address is the GBR value plus the R0. GBR + R0
GBR
+
GBR + R0
R0
Indirect PC
addressing with
displacement
@(disp:8, The effective address is the PC value plus an 8-bit
PC)
displacement (disp). The value of disp is zero-
extended, and is doubled for a word operation, and
quadrupled for a longword operation. For a
longword operation, the lowest two bits of the PC
value are masked.
PC
H'FFFFFFFC
disp
(zero-extended)
(for longword)
&
PC + disp × 2
+
or
PC & H'FFFFFFFC
+ disp × 4
×
Word: PC +
disp × 2
Longword:
PC &
H'FFFFFFFC
+ disp × 4
2/4
Rev. 5.00 Jan 06, 2006 page 31 of 818
REJ09B0273-0500