 English |
|
|
|
|
|
|
|
| HD64570 Datasheet, PDF (401/469 Pages) Hitachi Semiconductor – Serial Communications Adaptor | |||
| |||
| ◁ |
CLK
t Cr
A1 â A23
AS
HDS, LDS
WAIT
T1
T2 (TW )
T3
t CH
t CL
t Cf
t CYC
t AD1
tASD
tASS
tASW1
tDSD2
tASD
tASH1
tASH2
t DSD3
t WTS
t DSW
t WTH
tAD1 tASS
R/W
tWDD tWDS
t WDH
t WDZ
D0 â D15
Note: The TW cycle is inserted between the T2 and T3 states.
Figure 10.9 Master Mode Write Timing
(CPU Mode 2, 3) (SCA â¡ Memory)
Rev. 0, 07/98, page 385 of 453
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese