 English |
|
|
|
|
|
|
|
| HD64570 Datasheet, PDF (399/469 Pages) Hitachi Semiconductor – Serial Communications Adaptor | |||
| |||
| ◁ |
T1
tCHW tCLW
CLK
t Cr
A0 â A23
AS (ME)
t Cf
t CYC
tAD
t ASD1
t AS
t ASWH
t WS
WAIT
T2
TW
T3
t ASWL
t WH
t WS
tASD2 tAH
t WH
RD
Read cycle
Memory
â SCA
D0 â D7
(In)
WR
Write cycle
SCA â
Memory
D0 â D7
(Out)
t RDD1
t WRD1
tWDD tWDS
t WRP
Figure 10.7 Master Mode Bus Timing
(CPU Mode 1)
t RDD2
tDRS tDRH
t WRD2
t WDZ
t WDH
Rev. 0, 07/98, page 383 of 453
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese