 English |
|
|
|
|
|
|
|
| HD64570 Datasheet, PDF (400/469 Pages) Hitachi Semiconductor – Serial Communications Adaptor | |||
| |||
| ◁ |
T1
T2 (TW )
T3
CLK
A1 â A23
AS
HDS, LDS
WAIT
t AD1
tASD
tASS
t ASW1
tDSD1
t WTS t WTH
tASH1
tASD tASH2
tDSD3
tAD1 tASS
R/W
D0 â D15
t RDS t RDH
t RDHX
Note: The TW cycle is inserted between the T2 and T3 states.
Figure 10.8 Master Mode Read Timing
(CPU Mode 2, 3) (Memory â¡ SCA)
Rev. 0, 07/98, page 384 of 453
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese