 English |
|
|
|
|
|
|
|
| HD64570 Datasheet, PDF (350/469 Pages) Hitachi Semiconductor – Serial Communications Adaptor | |||
| |||
| ◁ |
TXS ï¬ 00H........................................ Specifies TXC line input for transmit clock.
IE0 ï¬ 80H........................................ Enables TXINT interrupts.
IE1 ï¬ 80H........................................ Enables underrun interrupts.
IDL ï¬ XXH ...................................... Specifies a leading pad or flag pattern (sets DMAC
register).
CMD ï¬ 02H........................................ Enables transmission.
CMD: Command register
MD0: Mode register 0
MD2: Mode register 2
CTL: Control register
TRC0: TX ready control register 0
TRC1: TX ready control register 1
TXS: TX clock source register
IE0: Interrupt enable register 0
IE1: Interrupt enable register 1
IDL: Idle pattern register
Rev. 0, 07/98, page 334 of 453
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese