SH7211 Datasheet, PDF(367/1228 Page) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7211 Datasheet, PDF (367/1228 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family

◁

Section 9 Direct Memory Access Controller (DMAC)

Table 9.10 Relationship of Request Modes and Bus Modes by DMA Transfer Category

Address

Mode Transfer Category

Request Bus Transfer

Mode

Mode Size (Bits)

Usable

Channels

Dual

External device with DACK and external memory External B/C 8/16/32/128 0 to 3

External device with DACK and memory-mapped External B/C 8/16/32/128 0 to 3

external device

External memory and external memory

All*4

External memory and memory-mapped external All*4

device

B/C 8/16/32/128 0 to 7*3

B/C 8/16/32/128 0 to 7*3

Memory-mapped external device and memory- All*4

mapped external device

External memory and on-chip peripheral module All*1

Memory-mapped external device and

All*1

on-chip peripheral module

B/C 8/16/32/128 0 to 7*3

B/C*5 8/16/32/128*2 0 to 7*3

B/C*5 8/16/32/128*2 0 to 7*3

On-chip peripheral module and on-chip peripheral All*1

module

On-chip memory and on-chip memory

All*4

On-chip memory and memory-mapped external All*4

device

B/C*5 8/16/32/128*2 0 to 7*3

B/C 8/16/32/128 0 to 7*3

B/C 8/16/32/128 0 to 7*3

On-chip memory and on-chip peripheral module All*1

On-chip memory and external memory

All*4

B/C*5 8/16/32/128*2 0 to 7*3

B/C 8/16/32/128 0 to 7*3

Single External device with DACK and external memory External B/C 8/16/32/128 0 to 3

External device with DACK and memory-mapped External B/C 8/16/32/128 0 to 3

external device

[Legend]

B: Burst

C: Cycle steal

Notes: 1. External requests, auto requests, and on-chip peripheral module requests are all

available. However, along with the exception of CMT and MTU2 as the transfer request

source, the requesting module must be designated as the transfer source or the

transfer destination.

2. Access size permitted for the on-chip peripheral module register functioning as the

transfer source or transfer destination.

3. If the transfer request is an external request, channels 0 to 3 are only available.

4. External requests, auto requests, and on-chip peripheral module requests are all

available. In the case of on-chip peripheral module requests, however, the CMT and

MTU2 are only available.

5. Only cycle steal except for the MTU2 and CMT as the transfer request source.

Rev. 2.00 May. 08, 2008 Page 343 of 1200

REJ09B0344-0200

▷