EFM32WG Datasheet, PDF (717/834 Pages) List of Unclassifed Manufacturers – The EFM32WG Wonder Gecko is the ideal choice for demanding 8-, 16-, and 32-bit energy sensitive applications.

...the world's most energy friendly microcontrollers
Bit
27:16
15:12
11:0
Name
Reset
Access Description
CH1DATA
0x000
W
Channel 1 Data
Data written to this register will be written to DATA in DACn_CH1DATA.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
CH0DATA
0x000
W
Channel 0 Data
Data written to this register will be written to DATA in DACn_CH0DATA.
29.5.12 DACn_CAL - Calibration Register
Offset
0x02C
Bit Position
Reset
Access
Name
Bit
31:23
22:16
15:14
13:8
7:6
5:0
Name
Reset
Access Description
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
GAIN
0x40
RW
Gain Calibration Value
This register contains the gain calibration value. This field is set to the production gain calibration value for the 1V25 internal reference
during reset, hence the reset value might differ from device to device. The field is unsigned. Higher values lead to lower DAC results.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
CH1OFFSET
0x00
RW
Channel 1 Offset Calibration Value
This register contains the offset calibration value used with channel 1 conversions. This field is set to the production channel 1 offset
calibration value for the 1V25 internal reference during reset, hence the reset value might differ from device to device. The field is
sign-magnitude encoded. Higher values lead to lower DAC results.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
CH0OFFSET
0x00
RW
Channel 0 Offset Calibration Value
This register contains the offset calibration value used with channel 0 conversions. This field is set to the production channel 0 offset
calibration value for the 1V25 internal reference during reset, hence the reset value might differ from device to device. The field is
sign-magnitude encoded. Higher values lead to lower DAC results.
29.5.13 DACn_BIASPROG - Bias Programming Register
Offset
0x030
Reset
Access
Bit Position
Name
Bit
31:15
14
Name
Reserved
OPA2HALFBIAS
Reset
Access Description
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
1
RW
Half Bias Current
2013-05-08 - Wonder Gecko Family - d0233_Rev0.50
717
www.energymicro.com