English
Language : 

EFM32WG Datasheet, PDF (653/834 Pages) List of Unclassifed Manufacturers – The EFM32WG Wonder Gecko is the ideal choice for demanding 8-, 16-, and 32-bit energy sensitive applications.
...the world's most energy friendly microcontrollers
Bit
Name
Reset
Access Description
16
ROUTE
0
R
LESENSE_ROUTE Register Busy
Set when the value written to LESENSE_ROUTE is being synchronized.
15
ALTEXCONF
0
R
LESENSE_ALTEXCONF Register Busy
Set when the value written to LESENSE_ALTEXCONF is being synchronized.
14
IDLECONF
0
R
LESENSE_IDLECONF Register Busy
Set when the value written to LESENSE_IDLECONF is being synchronized.
13
SENSORSTATE
0
R
LESENSE_SENSORSTATE Register Busy
Set when the value written to LESENSE_SENSORSTATE is being synchronized.
12
DECSTATE
0
R
LESENSE_DECSTATE Register Busy
Set when the value written to LESENSE_DECSTATE is being synchronized.
11
CURCH
0
R
LESENSE_CURCH Register Busy
Set when the value written to LESENSE_CURCH is being synchronized.
10
BUFDATA
0
R
LESENSE_BUFDATA Register Busy
Set when the value written to LESENSE_BUFDATA is being synchronized.
9
PTR
0
R
LESENSE_PTR Register Busy
Set when the value written to LESENSE_PTR is being synchronized.
8
STATUS
0
R
LESENSE_STATUS Register Busy
Set when the value written to LESENSE_STATUS is being synchronized.
7
SCANRES
0
R
LESENSE_SCANRES Register Busy
Set when the value written to LESENSE_SCANRES is being synchronized.
6
CHEN
0
R
LESENSE_CHEN Register Busy
Set when the value written to LESENSE_CHEN is being synchronized.
5
CMD
0
R
LESENSE_CMD Register Busy
Set when the value written to LESENSE_CMD is being synchronized.
4
BIASCTRL
0
R
LESENSE_BIASCTRL Register Busy
Set when the value written to LESENSE_BIASCTRL is being synchronized.
3
DECCTRL
0
R
LESENSE_DECCTRL Register Busy
Set when the value written to LESENSE_DECCTRL is being synchronized.
2
PERCTRL
0
R
LESENSE_PERCTRL Register Busy
Set when the value written to LESENSE_PERCTRL is being synchronized.
1
TIMCTRL
0
R
LESENSE_TIMCTRL Register Busy
Set when the value written to LESENSE_TIMCTRL is being synchronized.
0
CTRL
0
R
LESENSE_CTRL Register Busy
Set when the value written to LESENSE_CTRL is being synchronized.
25.5.22 LESENSE_ROUTE - I/O Routing Register (Async Reg)
For more information about Asynchronous Registers please see Section 5.3 (p. 21) .
Offset
Bit Position
0x054
Reset
Access
Name
2013-05-08 - Wonder Gecko Family - d0233_Rev0.50
653
www.energymicro.com