EFM32WG Datasheet, PDF (222/834 Pages) List of Unclassifed Manufacturers – The EFM32WG Wonder Gecko is the ideal choice for demanding 8-, 16-, and 32-bit energy sensitive applications.

...the world's most energy friendly microcontrollers
Bit
30
29
28
27:18
17:16
15:14
13:8
7:2
1:0
Name
Reset
Access Description
PAGEMODE
0
RW
Page Mode Access Enable
Enables or disables page mode reads.
PREFETCH
0
RW
Prefetch Enable
Enables or disables prefetching of data from sequential address.
HALFRE
0
RW
Half Cycle REn Strobe Duration Enable
Enables or disables half cycle duration of the REn strobe in the last RDSTRB cycle.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
RDHOLD
0x3
RW
Read Hold Time
Sets the number of cycles CSn is held active after the REn is deasserted. This interval is used for bus turnaround.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
RDSTRB
0x3F
RW
Read Strobe Time
Sets the number of cycles the REn is held active. After the specified number of cycles, data is read. If set to 0, 1 cycle is inserted by HW.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
RDSETUP
0x3
RW
Read Setup Time
Sets the number of cycles the address setup before REn is asserted.
14.5.17 EBI_WRTIMING3 - Write Timing Register 3
Offset
0x040
Reset
Access
Bit Position
Name
Bit
31:30
29
28
27:18
17:16
15:14
13:8
7:2
1:0
Name
Reset
Access Description
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
WBUFDIS
0
RW
Write Buffer Disable
Enables or disables the write buffer.
HALFWE
0
RW
Half Cycle WEn Strobe Duration Enable
Enables or disables half cycle duration of the WEn strobe in the last WRSTRB cycle.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
WRHOLD
0x3
RW
Write Hold Time
Sets the number of cycles CSn is held active after the WEn is deasserted.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
WRSTRB
0x3F
RW
Write Strobe Time
Sets the number of cycles the WEn is held active. If set to 0, 1 cycle is inserted by HW.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
WRSETUP
0x3
RW
Write Setup Time
Sets the number of cycles the address setup before WEn is asserted.
2013-05-08 - Wonder Gecko Family - d0233_Rev0.50
222
www.energymicro.com