EFM32WG Datasheet, PDF (451/834 Pages) List of Unclassifed Manufacturers – The EFM32WG Wonder Gecko is the ideal choice for demanding 8-, 16-, and 32-bit energy sensitive applications.

...the world's most energy friendly microcontrollers
frames, complete with control bits to be written at once. When data is written to the transmit buffer
using USARTn_TXDATAX and USARTn_TXDOUBLEX, the 9th bit(s) written to these registers override
the value in BIT8DV in USARTn_CTRL, and alone define the 9th bits that are transmitted if 9-bit
frames are used. Figure 17.3 (p. 451) shows the basics of the transmit buffer when DATABITS in
USARTn_FRAME is configured to less than 10 bits.
Figure 17.3. USART Transmit Buffer Operation
Peripheral Bus
TXDOUBLE,
TXDOUBLEX
TX buffer elem ent 1
Writ e CTRL
TXDATA,
TXDATAX
TX buffer elem ent 0
Writ e CTRL
Shift regist er
Writ e CTRL
When writing more frames to the transmit buffer than there is free space for, the TXOF interrupt flag in
USARTn_IF will be set, indicating the overflow. The data already in the transmit buffer is preserved in
this case, and no data is written.
In addition to the interrupt flag TXC in USARTn_IF and status flag TXC in USARTn_STATUS which are
set when the transmitter is idle, TXBL in USARTn_STATUS and the TXBL interrupt flag in USARTn_IF
are used to indicate the level of the transmit buffer. TXBIL in USARTn_CTRL controls the level at which
these bits are set. If TXBIL is cleared, they are set whenever the transmit buffer becomes empty, and if
TXBIL is set, they are set whenever the transmit buffer goes from full to half-full or empty. Both the TXBL
status flag and the TXBL interrupt flag are cleared automatically when their condition becomes false
The transmit buffer, including the transmit shift register can be cleared by setting CLEARTX in
USARTn_CMD. This will prevent the USART from transmitting the data in the buffer and shift register,
and will make them available for new data. Any frame currently being transmitted will not be aborted.
Transmission of this frame will be completed.
17.3.2.3.2 Frame Transmission Control
The transmission control bits, which can be written using USARTn_TXDATAX and
USARTn_TXDOUBLEX, affect the transmission of the written frame. The following options are available:
• Generate break: By setting TXBREAK, the output will be held low during the stop-bit period to generate
a framing error. A receiver that supports break detection detects this state, allowing it to be used e.g.
for framing of larger data packets. The line is driven high before the next frame is transmitted so the
next start condition can be identified correctly by the recipient. Continuous breaks lasting longer than
a USART frame are thus not supported by the USART. GPIO can be used for this.
• Disable transmitter after transmission: If TXDISAT is set, the transmitter is disabled after the frame
has been fully transmitted.
• Enable receiver after transmission: If RXENAT is set, the receiver is enabled after the frame has
been fully transmitted. It is enabled in time to detect a start-bit directly after the last stop-bit has been
transmitted.
• Unblock receiver after transmission: If UBRXAT is set, the receiver is unblocked and RXBLOCK is
cleared after the frame has been fully transmitted.
• Tristate transmitter after transmission: If TXTRIAT is set, TXTRI is set after the frame has been
fully transmitted, tristating the transmitter output. Tristating of the output can also be performed
automatically by setting AUTOTRI. If AUTOTRI is set TXTRI is always read as 0.
2013-05-08 - Wonder Gecko Family - d0233_Rev0.50
451
www.energymicro.com