English
Language : 

EFM32WG Datasheet, PDF (380/834 Pages) List of Unclassifed Manufacturers – The EFM32WG Wonder Gecko is the ideal choice for demanding 8-, 16-, and 32-bit energy sensitive applications.
...the world's most energy friendly microcontrollers
15.6.41 USB_DCTL - Device Control Register
Offset
0x3C804
Reset
Access
Bit Position
Name
Bit
31:17
16
15
14:12
11
10
9
8
7
6:4
3
2
1
Name
Reset
Access Description
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
NAKONBBLE
0
RW
NAK on Babble Error
Set NAK automatically on babble. The core sets NAK automatically for the endpoint on which babble is received.
IGNRFRMNUM
0
RW
Ignore Frame number For Isochronous End points
When set to 0 the core transmits the packets only in the frame number in which they are intended to be transmitted. When set to 1
the core ignores the frame number, sending packets immediately as the packets are ready.
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
PWRONPRGDONE
0
RW
Power-On Programming Done
The application uses this bit to indicate that register programming is completed after a wake-up from Power Down mode.
CGOUTNAK
0
W1
Clear Global OUT NAK
A write to this field clears the Global OUT NAK.
SGOUTNAK
0
W1
Set Global OUT NAK
A write to this field sets the Global OUT NAK. The application uses this bit to send a NAK handshake on all OUT endpoints.
The application must set this bit only after making sure that the Global OUT NAK Effective bit in the Core Interrupt Register
(USB_GINTSTS.GOUTNAKEFF) is cleared.
CGNPINNAK
0
W1
Clear Global Non-periodic IN NAK
A write to this field clears the Global Non-periodic IN NAK.
SGNPINNAK
0
W1
Set Global Non-periodic IN NAK
A write to this field sets the Global Non-periodic IN NAK. The application uses this bit to send a NAK handshake on all non-periodic IN
endpoints. The application must set this bit only after making sure that the Global IN NAK Effective bit in the Core Interrupt Register
(USB_GINTSTS.GINNAKEFF) is cleared.
TSTCTL
0x0
RW
Test Control
Set to a non-zero value to enable test control.
Value
0
1
2
3
4
5
Mode
DISABLE
J
K
SE0NAK
PACKET
FORCE
Description
Test mode disabled.
Test_J mode.
Test_K mode.
Test_SE0_NAK mode.
Test_Packet mode.
Test_Force_Enable.
GOUTNAKSTS
0
R
Global OUT NAK Status
When this bit is 0 a handshake is sent based on the FIFO Status and the NAK and STALL bit settings. When this bit is 1 no data
is written to the RxFIFO, irrespective of space availability. Sends a NAK handshake on all packets, except on SETUP transactions.
All isochronous OUT packets are dropped.
GNPINNAKSTS
0
R
Global Non-periodic IN NAK Status
When this bit is 0 a handshake is sent out based on the data availability in the transmit FIFO. When this bit is 1 a NAK handshake
is sent out on all non-periodic IN endpoints, irrespective of the data availability in the transmit FIFO.
SFTDISCON
0
RW
Soft Disconnect
2013-05-08 - Wonder Gecko Family - d0233_Rev0.50
380
www.energymicro.com