English
Language : 

EFM32WG Datasheet, PDF (442/834 Pages) List of Unclassifed Manufacturers – The EFM32WG Wonder Gecko is the ideal choice for demanding 8-, 16-, and 32-bit energy sensitive applications.
...the world's most energy friendly microcontrollers
Bit
Name
Reset
Access Description
Write to 1 to clear the SSTOP interrupt flag.
15
CLTO
0
W1
Clear Clock Low Interrupt Flag
Write to 1 to clear the CLTO interrupt flag.
14
BITO
0
W1
Clear Bus Idle Timeout Interrupt Flag
Write to 1 to clear the BITO interrupt flag.
13
RXUF
0
W1
Clear Receive Buffer Underflow Interrupt Flag
Write to 1 to clear the RXUF interrupt flag.
12
TXOF
0
W1
Clear Transmit Buffer Overflow Interrupt Flag
Write to 1 to clear the TXOF interrupt flag.
11
BUSHOLD
0
W1
Clear Bus Held Interrupt Flag
Write to 1 to clear the BUSHOLD interrupt flag.
10
BUSERR
0
W1
Clear Bus Error Interrupt Flag
Write to 1 to clear the BUSERR interrupt flag.
9
ARBLOST
0
W1
Clear Arbitration Lost Interrupt Flag
Write to 1 to clear the ARBLOST interrupt flag.
8
MSTOP
0
W1
Clear MSTOP Interrupt Flag
Write to 1 to clear the MSTOP interrupt flag.
7
NACK
0
W1
Clear Not Acknowledge Received Interrupt Flag
Write to 1 to clear the NACK interrupt flag.
6
ACK
0
W1
Clear Acknowledge Received Interrupt Flag
Write to 1 to clear the ACK interrupt flag.
5:4
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
3
TXC
0
W1
Clear Transfer Completed Interrupt Flag
Write to 1 to clear the TXC interrupt flag.
2
ADDR
0
W1
Clear Address Interrupt Flag
Write to 1 to clear the ADDR interrupt flag.
1
RSTART
0
W1
Clear Repeated START Interrupt Flag
Write to 1 to clear the RSTART interrupt flag.
0
START
0
W1
Clear START Interrupt Flag
Write to 1 to clear the START interrupt flag.
16.5.14 I2Cn_IEN - Interrupt Enable Register
Offset
0x034
Reset
Access
Bit Position
Name
Bit
31:17
16
Name
Reset
Access Description
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
SSTOP
0
RW
SSTOP Interrupt Enable
Enable interrupt on SSTOP.
2013-05-08 - Wonder Gecko Family - d0233_Rev0.50
442
www.energymicro.com