EFM32WG Datasheet, PDF (139/834 Pages) List of Unclassifed Manufacturers – The EFM32WG Wonder Gecko is the ideal choice for demanding 8-, 16-, and 32-bit energy sensitive applications.

Bit
10:8
7:0
...the world's most energy friendly microcontrollers
Name
Reset
Access Description
BAND
0x3
RW
HFRCO Band Select
Write this field to set the frequency band in which the HFRCO is to operate. When changing this setting there will be no glitches on
the HFRCO output, hence it is safe to change this setting even while the system is running on the HFRCO. To ensure an accurate
frequency, the HFTUNING value should also be written when changing the frequency band. The calibrated tuning value for the
different bands can be read from the Device Information page.
Value
0
1
2
3
4
5
Mode
1MHZ
7MHZ
11MHZ
14MHZ
21MHZ
28MHZ
Description
1 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
7 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
11 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
14 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
21 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
28 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
TUNING
0x80
RW
HFRCO Tuning Value
Writing this field adjusts the HFRCO frequency (the higher value, the higher frequency). This field is updated with the production
calibrated value for the 14 MHz band during reset, and the reset value might therefore vary between devices.
11.5.5 CMU_LFRCOCTRL - LFRCO Control Register
Offset
0x010
Reset
Access
Bit Position
Name
Bit
Name
Reset
Access Description
31:7
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
6:0
TUNING
0x40
RW
LFRCO Tuning Value
Writing this field adjusts the LFRCO frequency (the higher value, the higher frequency). This field is updated with the production
calibrated value during reset, and the reset value might therefore vary between devices.
11.5.6 CMU_AUXHFRCOCTRL - AUXHFRCO Control Register
Offset
0x014
Reset
Access
Bit Position
Name
Bit
31:11
Name
Reserved
Reset
Access Description
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
2013-05-08 - Wonder Gecko Family - d0233_Rev0.50
139
www.energymicro.com