LAN9353 Datasheet, PDF (168/523 Pages) Microchip Technology – Interfaces at up to 200Mbps via Turbo MII

LAN9353
9.2.20.34 PHY x MAC Receive Address B Register (PHY_RX_ADDRB_x)
Index (In Decimal): 3.32866
Size:
16 bits
Bits
15:0 Physical Address [31:16]
Description
Type
R/W/
NASR
Note 31
Default
FFFFh
Note 31: Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Reg-
ister (RESET_CTL). The NASR designation is only applicable when the Soft Reset (PHY_SRST) bit of the
PHY x Basic Control Register (PHY_BASIC_CONTROL_x) is set.
DS00001925A-page 168
 2015 Microchip Technology Inc.