|
LAN9353 Datasheet, PDF (16/523 Pages) Microchip Technology – Interfaces at up to 200Mbps via Turbo MII | |||
|
◁ |
LAN9353
3.3 Pin Descriptions
This section contains descriptions of the various LAN9353 pins. The pin descriptions have been broken into functional
groups as follows:
⢠LAN Port A Pin Descriptions
⢠LAN Port B Pin Descriptions
⢠LAN Port A & B Power and Common Pin Descriptions
⢠Switch Port 0 MII/RMII & Configuration Strap Pin Descriptions
⢠Switch Port 1 RMII & Configuration Strap Pin Descriptions
⢠I2C Management Pin Descriptions
⢠EEPROM Pin Descriptions
⢠GPIO, LED & Configuration Strap Pin Descriptions
⢠Miscellaneous Pin Descriptions
⢠JTAG Pin Descriptions
⢠Core and I/O Power Pin Descriptions
TABLE 3-3: LAN PORT A PIN DESCRIPTIONS
Num
Pins
Name
Symbol
Buffer
Type
Description
Port A TP TX/RX
Positive
1
Channel 1
Port A FX TX
Positive
Port A TP TX/RX
Negative
1
Channel 1
Port A FX TX
Negative
Port A TP TX/RX
Positive
1
Channel 2
Port A FX RX
Positive
Port A TP TX/RX
Negative
1
Channel 2
Port A FX RX
Negative
TXPA
TXNA
RXPA
RXNA
Port A Twisted Pair Transmit/Receive Positive
AIO Channel 1. See Note 1
OLVPECL Port A Fiber Transmit Positive.
Port A Twisted Pair Transmit/Receive Negative
AIO Channel 1. See Note 1.
OLVPECL Port A Fiber Transmit Negative.
Port A Twisted Pair Transmit/Receive Positive
AIO Channel 2. See Note 1.
AI
Port A Fiber Receive Positive.
Port A Twisted Pair Transmit/Receive Negative
AIO Channel 2. See Note 1.
AI
Port A Fiber Receive Negative.
DS00001925A-page 16
ï£ 2015 Microchip Technology Inc.
|
▷ |