English
Language : 

HD64F2145 Datasheet, PDF (815/829 Pages) Renesas Technology Corp – Hitachi 16-Bit Single-Chip Microcomputer
Item
Page
Figure 16.13 Example of 432
Stop Condition Issuance
Operation Timing in
Master Receive Mode
(MLS = WAIT = 0, HNDS
= 1)
Figure 16.17 Example of 437
Stop Condition Issuance
Timing in Master Receive
Mode (MLS = ACKB = 0,
WAIT = 1)
Revisions (See Manual for Details)
(Error)
SCL
(master output) 7
8
SDA
(slave output)
SDA
(master output)
Bit 1 Bit 0
Data 2
SCL is fixed low until ICDR is read
Start condition generation
SCL is fixed low until ICDR is read
9
1
2
3
4
5
6
7
8
9
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
[3]
Data 3
[8]
A
A
IRIC
IRTR
ICDRF
ICDRR
Data 1
Data 2
Data 3
User processing [4] IRIC clear
[6] Set ACKB = 1
[7] ICDR read
(Data 2)
[9] IRIC clear
[10] ICDR read
(Data 3)
[11] Set BBSY=0 and
SCP=0
(Stop condition instruction issuance)
(Correction)
SCL
(master output) 7
8
SDA
(slave output)
SDA
(master output)
Bit 1 Bit 0
Data 2
SCL is fixed low until ICDR is read
SCL is fixed low until
stop condition is issued
9
1
2
3
4
5
6
7
8
9
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
[3]
Data 3
[8]
A
A
Stop condition generation
IRIC
IRTR
ICDRF
ICDRR
Data 1
Data 2
Data 3
User processing [4] IRIC clear
[7] ICDR read
(Data 2)
[6] Set ACKB = 1
[9] IRIC clear
[10] ICDR read
(Data 3)
[11] Set BBSY=0 and
SCP=0
(Stop condition instruction issuance)
(Error)
(Correction)
[8] Wait for one clock pulse
[8] Wait for one clock pulse
SCL
(master output)
8
SDA
Bit 0
(slave output)
Data 2
[3]
SDA
(master output)
IRIC
9
1
2
3
4
Bit 7 Bit 6 Bit 5 Bit 4
[3]
A
Data 3
IRTR
[4] IRTR=0
[4] IRTR=1
ICDR
Data 1
Data 2
SCL
(master output)
8
SDA
Bit 0
(slave output)
Data 2
[3]
SDA
(master output)
IRIC
9
1
2
3
4
Bit 7 Bit 6 Bit 5 Bit 4
[3]
A
Data 3
IRTR
[4] IRTR=0
[4] IRTR=1
ICDR
Data 1
Data 2
16.6 Usage Notes
454
User processing
[6] IRIC clear
[11] IRIC clear
[6] ICDR read (Data 2)
[9] Set TRS=1
[7] Set ACKB=1
1. Description amended.
User processing
[6] IRIC clear
[11] IRIC clear
[6] ICDR read (Data 2)
[9] Set TRS=1
[7] Set ACKB=1
Rev. 2.0, 08/02, page 775 of 788