HD64F2145 Datasheet, PDF (76/829 Pages) Renesas Technology Corp – Hitachi 16-Bit Single-Chip Microcomputer

SP (ER7)
Free area
Stack area
Figure 2.8 Stack
2.4.2 Program Counter (PC)
This 24-bit counter indicates the address of the next instruction the CPU will execute. The length
of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an
instruction is fetched for read, the least significant PC bit is regarded as 0.)
2.4.3 Extended Control Register (EXR)
EXR does not affect operation in this LSI.
Bit
7
6 to 3
2 to 0
Bit Name Initial Value R/W
T
0
R/W
—
All 1
R
I2
All 1
R/W
I1
I0
Description
Trace Bit
Does not affect operation in this LSI.
Reserved
These bits are always read as 1.
Interrupt Mask Bits 2 to 0
Do not affect operation in this LSI.
2.4.4 Condition-Code Register (CCR)
This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and
half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. Operations can be
performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V,
and C flags are used as branching conditions for conditional branch (Bcc) instructions.
Rev. 2.0, 08/02, page 36 of 788