SH7144_08 Datasheet, PDF (446/930 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family/SH7144 Series

13. Serial Communication Interface (SCI)
Bit Bit Name Initial Value R/W Description
1
CKS1 0
R/W Clock Select 1 and 0
0
CKS0 0
R/W These bits select the clock source for the on-chip baud
rate generator.
00: Pφ clock (n = 0)
01: Pφ/8 clock (n = 1)
10: Pφ/32 clock (n = 2)
11: Pφ/128 clock (n = 3)
For details on the relationship between the setting of
these bits and the baud rate, refer to section 13.3.9, Bit
Rate Register (BRR). n is the decimal representation of
the value of n in BRR (see section 13.3.9, Bit Rate
Register (BRR)).
Note: etu (Elementary Time Unit): Abbreviation for the transfer period for one bit.
13.3.6 Serial Control Register (SCR)
SCR is a register that performs enabling or disabling of SCI transfer operations and interrupt
requests, and selection of the transfer clock source. For details on interrupt requests, refer to
section 13.8, Interrupt Sources. Some bit functions of SCR differ between normal serial
communication interface mode and smart card interface mode.
• Normal serial communication interface mode (when SMIF in SDCR is 0)
Bit Bit Name Initial Value R/W Description
7 TIE
0
R/W Transmit Interrupt Enable
When this bit is set to 1, a TXI interrupt request is
enabled.
TXI interrupt request cancellation can be performed
by reading 1 from the TDRE flag in SSR, then
clearing it to 0, or clearing the TIE bit to 0.
6 RIE
0
R/W Receive Interrupt Enable
When this bit is set to 1, RXI and ERI interrupt
requests are enabled.
RXI and ERI interrupt request cancellation can be
performed by reading 1 from the RDRF, FER, PER,
or ORER flag in SSR, then clearing the flag to 0, or
clearing the RIE bit to 0.
Rev.4.00 Mar. 27, 2008 Page 402 of 882
REJ09B0108-0400