English
Language : 

HD64F2168 Datasheet, PDF (475/874 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer
Section 15 I2C Bus Interface (IIC)
This LSI has a six-channel I2C bus interface (IIC). The I2C bus interface conforms to and provides
a subset of the Philips I2C bus (inter-IC bus) interface functions. The register configuration that
controls the I2C bus differs partly from the Philips configuration, however.
15.1 Features
• Selection of addressing format or non-addressing format
 I2C bus format: addressing format with acknowledge bit, for master/slave operation
 Clocked synchronous serial format: non-addressing format without acknowledge bit, for
master operation only
• Conforms to Philips I2C bus interface (I2C bus format)
• Two ways of setting slave address (I2C bus format)
• Start and stop conditions generated automatically in master mode (I2C bus format)
• Selection of acknowledge output levels when receiving (I2C bus format)
• Automatic loading of acknowledge bit when transmitting (I2C bus format)
• Wait function in master mode (I2C bus format)
 A wait can be inserted by driving the SCL pin low after data transfer, excluding
acknowledgement.
 The wait can be cleared by clearing the interrupt flag.
• Wait function (I2C bus format)
 A wait request can be generated by driving the SCL pin low after data transfer.
 The wait request is cleared when the next transfer becomes possible.
• Interrupt sources
 Data transfer end (including when a transition to transmit mode with I2C bus format occurs,
when ICDR data is transferred, or during a wait state)
 Address match: when any slave address matches or the general call address is received in
slave receive mode with I2C bus format (including address reception after loss of master
arbitration)
 Arbitration loss
 Start condition detection (in master mode)
 Stop condition detection (in slave mode)
• Selection of 32 internal clocks (in master mode)
• Direct bus drive
 PinsSCL0 to SCL5 and SDA0 to SDA5 (normally NMOS push-pull outputs) function
as NMOS open-drain outputs when the bus drive function is selected.
IFIIC50C_000020030700
Rev. 3.00, 03/04, page 435 of 830