SH7604 Datasheet, PDF (605/633 Pages) Hitachi Semiconductor – Hardware Manual

WDT
Watchdog timer counter
(WTCNT)
H'FFFFFE80 (write)
H'FFFFFE81 (read)
16 (write)
8 (read)
Bit
Item
7
6
5
4
3
2
1
0
Bit Name
Initial Value
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit
Bit Name
7 to 0 (Count value)
Description
Input clock count value
Reset control/status register
(RSTCSR)
H'FFFFFE82 (write)
H'FFFFFE83 (read)
16 (write)
8 (read)
Bit
Item
7
6
5
4
3
2
1
0
Bit Name WOVF RSTE RSTS
—
—
—
—
—
Initial Value
0
0
0
1
1
1
1
1
R/W
R/(W)* R/W
R/W
—
—
—
—
—
Note: Only 0 can be written in bit 7 to clear the flag.
Bit
Bit Name
Value
Description
7 Watchdog timer
0 No WTCNT overflow in watchdog timer mode
overflow flag (WOVF)
(Initial value)
Cleared when software reads WOVF, then writes 0 in
WOVF
1 Set by WTCNT overflow in watchdog timer mode
6 Reset enable (RSTE)
0 No internal reset when WTCNT overflows
(Initial value)
1 Internal reset when WTCNT overflows
5 Reset select (RSTS)
0 Power-on reset (Initial value)
1 Manual reset
589