 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (448/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Upper
address
Lower
address
BS
Tc
Tc
tAD
CSn
RD/WR
WE
RD
WEn
CASxx
DQMxx
D31âD0
DACKn
tDQMD
tWDD
tWDH1
tDACD2
tDACD1
WAIT
RAS
CE
CAS
OE
tCASD1
tCASD1
CKE
Note: The DACKn waveform shown is for the case where active-high has been specified.
Figure 15.30 Synchronous DRAM Consecutive Write Cycles
(Bank Active, Same Row Access)
432
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese