 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (462/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Upper
address
Lower
address
BS
Tp
Tr
Tc1
Tc2
Tc1
Tc2
tAD
tBSD
tBSD
CSn
RD/WR,
WE
RD
WEn,
CASxx,
DQMxx
D31âD0
DACKn
tRSD1
tRSD1
tCASD2 tCASD2
tRDH5
tRDS1
tRDH5
tRDS1
tDACD2 tDACD1
WAIT
RAS,
CE
CAS,
OE
CKE
Notes: 1. tRDH5 is specified from the rise of RD or CASxx, whichever is first.
2. The DACKn waveform shown is for the case where active-high has been specified.
Figure 15.44 DRAM Burst Read Cycle
(TRP = 1 Cycle, RCD = 1 Cycle, No Waits, PLL On)
446
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese