 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (506/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
tBLSH2
BRLS
(input)
BGR
(output)
RD, RD/WR,
RAS, CAS,
CSn, WEn,
BS, IVECF
A26âA0
D31âD0
tBLSS2
tBGRD2
tBLSH2
tBLSS2
tBOFF3
tBOFF1
tBGRD2
tBON3
tBON1
Figure 16.11 Bus Release Timing (Master Mode, PLL1 Off)
CKIO
BREQ
(output)
BACK
(input)
RD, RD/WR,
RAS, CAS,
CSn, WEn,
BS, IVECF
A26âA0
D31âD0
tBRQD1
tBRQD1
tBAKH1
tBAKS1
tBON2
tBON1
tBAKH1 tBAKS1
tBOFF2
tBOFF1
Figure 16.12 Bus Release Timing (Slave Mode, PLL1 On)
490
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese