 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (447/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Upper
address
Lower
address
BS
CSn
RD/WR
WE
RD
WEn
CASxx
DQMxx
D31âD0
DACKn
WAIT
RAS
CE
CAS
OE
Tc
tAD
tAD
tBSD
tCSD1
tRWD
tBSD
tCSD1
tRWD
tDQMD
tDQMD
tWDD
tDON
tDOF
tWDH1
tDACD2
tDACD1
tRASD1
tCASD1
tCASD1
CKE
Note: The DACKn waveform shown is for the case where active-high has been specified.
Figure 15.29 Synchronous DRAM Write Bus Cycle (Bank Active, Same Row Access)
431
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese