 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (538/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
Tp
Trr
Trc1
Trc2
Tre
CKIO
Upper
address
Lower
address
BS
CSn
RD/WR,
WE
tAD
tAD
tBSD
tCSD1
tRWD
tRWD
RD
WEn,
CASxx,
DQMxx
D31âD0
Tnop
DACKn
WAIT
RAS,
CE
CAS,
OE
tRASD1
tCASD1
CKE
Figure 16.36 Synchronous DRAM Auto-Refresh Cycle
(Shown From Precharge Cycle, TRP = 1 Cycle, TRAS = 2 Cycles)
522
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese