 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (533/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Upper
address
Lower
address
BS
CSn
RD/WR
WE
RD
WEn
CASxx
DQMxx
D31âD0
DACKn
Tp
Tr
Tc
tAD
tBSD
tCSD1
tRWD
tRWD
tDQMD
tDQMD
tDACD1
WAIT
RAS
CE
CAS
OE
tRASD1
tCASD1
CKE
Note: The DACKn waveform shown is for the case where active-high has been specified.
Figure 16.31 Synchronous DRAM Write Bus Cycle
(Bank Active, Different Row Access, TRP = 1 Cycle, RCD = 1 Cycle)
517
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese