 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (441/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Tnop
Tc
tAD
Upper
address
Lower
address
BS
CSn
RD/WR,
WE
tBSD
tCSD1
tRWD
RD
WEn,
CASxx,
DQMxx
D31âD0
DACKn
tDQMD
tDACD1
Td1
Td2
Td3
Td4
WAIT
RAS,
CE
CAS,
OE
tCASD1 tCASD1 tCASD1
tRASD1
tCASD1
CKE
Note: The DACKn waveform shown is for the case where active-high has been specified.
Figure 15.23 Synchronous DRAM Read Bus Cycle
(Bank Active, Same Row Access, CAS Latency = 1 Cycle)
425
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese