|
SH7604 Datasheet, PDF (55/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
|
◁ |
Table 2.16 Branch Instructions
Instruction
Instruction Code
Operation
Execution T
States
Bit
BF
label 10001011dddddddd If T = 0, disp à 2 + PC â PC; if T = 3/1*
â
1, nop
BF/S label 10001111dddddddd Delayed branch, if T = 0, disp à 2 + 2/1*
â
PC â PC; if T = 1, nop
BT
label 10001001dddddddd Delayed branch, if T = 1, disp à 2 + 3/1*
â
PC â PC; if T = 0, nop
BT/S label 10001101dddddddd If T = 1, disp à 2 + PC â PC; if T = 2/1*
â
0, nop
BRA label 1010dddddddddddd Delayed branch, disp à 2 + PC â 2
â
PC
BRAF Rm
0000mmmm00100011 Delayed branch, Rm + PC â PC 2
â
BSR label 1011dddddddddddd Delayed branch, PC â PR, disp à 2
â
2 + PC â PC
BSRF Rm
0000mmmm00000011 Delayed branch, PC â PR,
2
â
Rm + PC â PC
JMP @Rm
0100mmmm00101011 Delayed branch, Rm â PC
2
â
JSR @Rm
0100mmmm00001011 Delayed branch, PC â PR,
2
â
Rm â PC
RTS
0000000000001011 Delayed branch, PR â PC
2
â
Note: One state when the instruction does not branch.
39
|
▷ |