 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (516/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
A26âA0
BS
CSn
RD/WR,
WE
RD
WEn,
CASxx,
DQMxx
D31âD0
DACKn
T1
tAD
T2
tAD
tBSD
tBSD
tCSD1
tCSD2
tRWD
tRWD
tRSD1
tRSD1
tWED1
tWED1
tRDH2
tRDS1
tDACD1
tDACD2
WAIT
RAS,
CE
CAS,
OE
Notes: 1.
2.
3.
CKE
The dotted line shows the waveform when synchronous DRAM is connected.
tRDH2 is specified from the rise of CSn or RD, whichever is first.
The DACKn waveform shown is for the case where active-high has been specified.
Figure 16.14 Basic Read Cycle (No Waits, PLL On)
500
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese