SH7604 Datasheet, PDF (281/633 Pages) Hitachi Semiconductor – Hardware Manual

Clock
DACK
Address
bus
Row Column
Precharge address address
DMAC write
(basic timing)
Figure 9.27 DACK Output in Synchronous DRAM Write
(Bank Active, Different Row Address, AM = 1)
Acknowledge Signal Output when External Memory Is Set as DRAM: When external memory
is set as DRAM and a row address is output during a read or write, the acknowledge signal is
output across the row address and column address (figures 9.28–9.30).
Clock
DACK
Address
bus
Row
Precharge address
Column address
DMAC read or write
(basic timing)
Figure 9.28 DACK Output in Normal DRAM Accesses (AM = 1 or 0)
265