 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (539/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Trr Trc1
Trc2 Tre
Upper
address
Lower
address
BS
CSn
RD/WR
WE
RD
WEn
CASxx
DQMxx
D31âD0
DACKn
tAD
tAD
tCSD1
tRWD
Trc1 Tre Tnap
tCSD1
WAIT
tRASD1
RAS
CE
tCASD1
CAS
OE
CKE
tCKED
tRASD1
tCASD1
tCKED
tRASD1
Note: A precharge cycle always preceds the self-refresh cycle by the number of cycles specified
by TRP.
Figure 16.37 Synchronous DRAM Self-Refresh Cycle (TRAS = 2)
523
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese