 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (458/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Upper
address
Lower
address
BS
CSn
RD/WR,
WE
RD
WEn,
CASxx,
DQMxx
D31âD0
DACKn
Tp
Tr
Tc1
Tc2
tAD
tAD
tAD
tBSD
tBSD
tCSD1
tBSD
tCSD1
tRWD
tRWD
tRSD1
tRSD1
tRSD1
tCASD2
tCASD2
tCASD2
tRDS1
tRDH5
tDACD1
tDACD2
WAIT
RAS,
CE
tRASD2
tRASD2
tRASD2
Notes: 1.
2.
CAS,
OE
CKE
tRDH5 is specified from the rise of RD or CASxx, whichever is first.
The DACKn waveform shown is for the case where active-high has been specified.
Figure 15.40 DRAM Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Waits, PLL On)
442
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese