SH7604 Datasheet, PDF (126/633 Pages) Hitachi Semiconductor – Hardware Manual

6.2 Register Descriptions
6.2.1 Break Address Register A (BARA)
BARAH:
Bit:
Bit name:
Initial value:
R/W:
15
BAA31
0
R/W
14
BAA30
0
R/W
13
BAA29
0
R/W
12
BAA28
0
R/W
11
BAA27
0
R/W
10
BAA26
0
R/W
9
BAA25
0
R/W
8
BAA24
0
R/W
Bit:
Bit name:
Initial value:
R/W:
7
BAA23
0
R/W
6
BAA22
0
R/W
5
BAA21
0
R/W
4
BAA20
0
R/W
3
BAA19
0
R/W
2
BAA18
0
R/W
1
BAA17
0
R/W
0
BAA16
0
R/W
BARAL:
Bit:
Bit name:
Initial value:
R/W:
15
BAA15
0
R/W
14
BAA14
0
R/W
13
BAA13
0
R/W
12
BAA12
0
R/W
11
BAA11
0
R/W
10
BA10
0
R/W
9
BAA9
0
R/W
8
BAA8
0
R/W
Bit:
Bit name:
Initial value:
R/W:
7
BAA7
0
R/W
6
BAA6
0
R/W
5
BAA5
0
R/W
4
BAA4
0
R/W
3
BAA3
0
R/W
2
BAA2
0
R/W
1
BAA1
0
R/W
0
BAA0
0
R/W
The two break address registers A—break address register AH (BARAH) and break address
register AL (BARAL)—together form a single group. Both are 16-bit read/write registers.
BARAH stores the upper bits (bits 31 to 16) of the address of the channel A break condition, while
BARAL stores the lower bits (bits 15 to 0). A power-on reset initializes both BARAH and
BARAL to H'0000. Their values are undefined after a manual reset.
• BARAH Bits 15 to 0—Break Address A 31 to 16 (BAA31 to BAA16): These bits store the
upper bit values (bits 31 to 16) of the address of the channel A break condition.
• BARAL Bits 15 to 0—Break Address A 15 to 0 (BAA15 to BAA0): These bits store the lower
bit values (bits 15 to 0) of the address of the channel A break condition.
110