 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (465/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
CKIO
Upper
address
Lower
address
BS
CSn
RD/WR,
WE
RD
WEn,
CASxx,
DQMxx
D31âD0
DACKn
WAIT
RAS,
CE
Tp
Tr
Tc1
Tc2
tAD
tAD
tAD
tBSD
tCSD1
tBSD
tBSD
tCSD1
tRWD
tRSD2
tCASD3
tDACD1
tRWD
tRSD2
tRSD2
tCASD3
tCASD3
tASC
tRDS2
tRDH5
tDACD3
tRASD3
tRASD3 tASR
tRASD3
Notes: 1.
2.
CAS,
OE
CKE
tRDH5 is specified from the rise of RD or CASxx, whichever is first.
The DACKn waveform shown is for the case where active-high has been specified.
Figure 15.47 DRAM Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Waits, PLL Off)
449
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese