 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (550/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
Tp
Tr
Tc1
Tc2
CKIO
Upper
address
Lower
address
tBSD
tAD
tAD
tBSD
tAD
tBSD
BS
CSn
RD/WR,
WE
RD
WEn,
CASxx,
DQMxx
tCSD1
tRWD
tRSD2
tCASD3
tCSD1
tRWD
tRWD
tCASD3
tASC
tWCS
tCASD3
tWDD tWDS
tDON
tDOF
tWDH1
D31âD0
DACKn
tDACD1
tRASD3
tDACD3
WAIT
RAS,
CE
tASR
tRASD3
CAS,
OE
CKE
Note: The DACKn waveform shown is for the case where active-high has been specified.
Figure 16.48 DRAM Write Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Waits, PLL Off)
534
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese