 English |
|
|
|
|
|
|
|
| SH7604 Datasheet, PDF (443/633 Pages) Hitachi Semiconductor – Hardware Manual | |||
| |||
| ◁ |
Tp
Tr
Tc
Td1
Td2
Td3
Td4
CKIO
tAD
Upper
address
tAD
Lower
address
tBSD
BS
CSn
RD/WR
WE
tCSD1
tRWD
tRWD
RD
WEn
CASxx
DQMxx
D31âD0
DACKn
tDQMD
tDACD1
WAIT
RAS
CE
CAS
OE
tRASD1
tRASD1
CKE
Note: The DACKn waveform shown is for the case where active-high has been specified.
Figure 15.25 Synchronous DRAM Read Bus Cycle (Bank Active, Different Row Access,
TRP = 1 Cycle, RCD = 1 Cycle, CAS Latency = 1 Cycle)
427
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese