SH7206 Datasheet, PDF (878/1188 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series

Section 17 A/D Converter (ADC)
(1)
Pφ
Address
(2)
Write
signal
Input sampling
timing
ADIF
t_D
t_SPL
t_CONV
[Legend]
(1): ADCSR write cycle
(2): ADCSR address
t_D: A/D conversion start delay time
t_SPL: Input sampling time
t_CONV: A/D conversion time
Figure 17.5 A/D Conversion Timing
Table 17.4 A/D Conversion Time (Single Mode)
CKS[1] = 0
CKS[0] = 0
CKS[0] = 1
Item
Symbol Min. Typ. Max. Min. Typ. Max.
A/D conversion t_D
start delay time
11
—
14
19
—
26
Input sampling
t_SPL
time
—
33
—
—
65
—
A/D conversion t_CONV
time
135 —
138 267 —
274
Note: Values in the table are the numbers of states.
CKS[1] = 1
CKS[0] = 0
Min. Typ. Max.
35
—
50
—
129 —
531 —
546
Rev. 3.00 Jun. 18, 2008 Page 854 of 1160
REJ09B0191-0300