SH7206 Datasheet, PDF (213/1188 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series

Access address
31
11 10
4 3 210
Section 7 Cache
Entry selection
Address array
(ways 0 to 3)
Longword (LW) selection
Data array
(ways 0 to 3)
Entry 0 _{V U Tag address}
Entry 1
.
.
.
.
.
.
.
.
.
Entry 127
Entry 0
Entry 1
LW0
.
.
.
.
.
.
.
.
.
Entry 127
LW1
LW2
LW3
CMP0 CMP1 CMP2 CMP3
[Legend]
Hit signal (way 1)
CMP0 to CMP3: Comparison circuits 0 to 3
Figure 7.2 Cache Search Scheme
Rev. 3.00 Jun. 18, 2008 Page 189 of 1160
REJ09B0191-0300