SH7206 Datasheet, PDF(695/1188 Page) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7206 Datasheet, PDF (695/1188 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series

◁

Section 12 Port Output Enable 2 (POE2)

Table 12.2 shows output-level comparisons with pin combinations.

Table 12.2 Pin Combinations

Pin Combination

I/O

Description

PE9/TIOC3B and PE11/TIOC3D

PE12/TIOC4A and PE14/TIOC4C

PE13/TIOC4B and PE15/TIOC4D

Output

The high-current pins for the MTU2 are placed in

high-impedance state when the pins

simultaneously output an active level for one or

more cycles of the peripheral clock (PÏ). (In the

case of TOCS = 0 in timer output control register 1

(TOCR1) in the MTU2, low level when the output

level select P (OLSP) bit is 0, or high level when

the OLSP bit is 1. In the case of TOCS = 1, low

level when the OLS3N, OLS3P, OLS2N, OLS2P,

OLS1N, and OLS1P bits are 0 in TOCR2, or high

level when these bits are 1.)

This active level comparison is done when the

MTU2 output function or general output function is

selected in the pin function controller. If another

function is selected, the output level is not

checked.

Pin combinations for output comparison and high-

impedance control can be selected by POE2

registers.

PD9/TIOC3BS and PD11/TIOC3DS Output

PD12/TIOC4AS and PD14/TIOC4CS

PD13/TIOC4BS and PD15/TIOC4DS

PD29/TIOC3BS and PD28/TIOC3DS

PD27/TIOC4AS and PD25/TIOC4CS

PD26/TIOC4BS and PD24/TIOC4DS

The high-current pins for the MTU2S are placed in

high-impedance state when the pins

simultaneously output an active level for one or

more cycles of the peripheral clock (PÏ). (In the

case of TOCS = 0 in timer output control register

1S (TOCR1S) in the MTU2S, low level when the

output level select P (OLSP) bit is 0, or high level

when the OLSP bit is 1. In the case of TOCS = 1,

low level when the OLS3N, OLS3P, OLS2N,

OLS2P, OLS1N, and OLS1P bits are 0 in

TOCR2S, or high level when these bits are 1.)

This active level comparison is done when the

MTU2S output function or general output function

is selected in the pin function controller. If another

function is selected, the output level is not

checked.

Pin combinations for output comparison and high-

impedance control can be selected by POE2

registers.

Rev. 3.00 Jun. 18, 2008 Page 671 of 1160

REJ09B0191-0300

▷