SH7206 Datasheet, PDF (1121/1188 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series

Section 25 Electrical Characteristics
CKIO
Tr
Trw
Trw
Tc1
Trwl
A25 to A0
A12/A11^*1
t_AD1
Row address
t_AD1
t_AD1
t_AD1
Column
address
t_AD1
t_AD1
WRITA
command
CSn
RD/WR
RASU/L
CASU/L
DQMxx
t_CSD1
t_RWD1
t_RASD1
t_RASD1
t_DQMD1
D31 to D0
BS
t_CSD1
t_RWD1
t_RWD1
t_CASD1
t_CASD1
t_DQMD1
t_WDD2
t_WDH2
t_BSD
t_BSD
CKE
DACKn
TENDn*²
t_DACD
(High)
t_DACD
Notes: 1. An address pin to be connected to pin A10 of SDRAM.
2. The waveform for DACKn and TENDn is when active low is specified.
Figure 25.26 Synchronous DRAM Single Write Bus Cycle
(Auto Precharge, WTRCD = 2 Cycles, TRWL = 1 Cycle)
Rev. 3.00 Jun. 18, 2008 Page 1097 of 1160
REJ09B0191-0300