English
Language : 

SH7206 Datasheet, PDF (638/1188 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)
10.7.6 Contention between TGR Write and Compare Match
If a compare match occurs in the T2 state of a TGR write cycle, the TGR write is executed and the
compare match signal is also generated.
Figure 10.121 shows the timing in this case.
Pφ
Address
TGR write cycle
T1 T2
TGR address
Write signal
Compare
match signal
TCNT
N
N+1
TGR
N
M
TGR write data
Figure 10.121 Contention between TGR Write and Compare Match
Rev. 3.00 Jun. 18, 2008 Page 614 of 1160
REJ09B0191-0300