SH7641 Datasheet, PDF(675/1036 Page) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7641 Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7641 Datasheet, PDF (675/1036 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7641 Series

◁

Section 18 Multi-Function Timer Pulse Unit (MTU)

TCFV Flag/TCFU Flag Setting Timing: Figure 18.66 shows the timing for setting of the TCFV

flag in TSR on overflow, and TCIV interrupt request signal timing.

Figure 18.67 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU

interrupt request signal timing.

PÏ

TCNT input

clock

TCNT

(overflow)

Overflow

signal

TCFV flag

TCIV interrupt

H'FFFF

H'0000

Figure 18.66 TCIV Interrupt Setting Timing

PÏ

TCNT

input clock

TCNT

(underflow)

Underflow

signal

TCFU flag

H'0000

H'FFFF

TCIU interrupt

Figure 18.67 TCIU Interrupt Setting Timing

Rev. 4.00 Sep. 14, 2005 Page 625 of 982

REJ09B0023-0400

▷